Return to Article Details
VLSI Architecture for High Performance 3GPP Interleaver/Deinterleaver for Turbo Codes
Download
Download PDF